

THIS PAGE IS INSERTED BY OIPE SCANNING

IMAGES WITHIN THIS DOCUMENT ARE BEST AVAILABLE COPY AND CONTAIN DEFECTIVE IMAGES SCANNED FROM ORIGINALS SUBMITTED BY THE APPLICANT.

DEFECTIVE IMAGES COULD INCLUDE BUT ARE NOT LIMITED TO:

BLACK BORDERS

TEXT CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT

ILLEGIBLE TEXT



SKEWED/SLANTED IMAGES



COLORED PHOTOS


BLACK OR VERY BLACK AND WHITE DARK PHOTOS


GRAY SCALE DOCUMENTS



**IMAGES ARE BEST AVAILABLE COPY.
RESCANNING DOCUMENTS *WILL NOT*
CORRECT IMAGES.**














719
717
710

Starting material.
Silicon on insulator
(SOI), double side
polished.

Si
SiO₂
Si-bulk

718
740

Deposit PECVD SiO₂
masking layer on
back side

740

Define alignment marks
on top side of wafer
using photolithography
and RIE.

745

Define catalyst particles
on top side of wafer
using photolithography
or electron beam
lithography followed by
PVD and liftoff

750

Grow high aspect ratio
VACNT using catalytic
PECVD

755

Deposit conformal layer
of PECVD SiO₂ onto
the top side of the wafer
to protect the VACNT

760

7-g

Pattern the cantilever
body using
photolithography and
RIE.

7187

Pattern oxide on backside
of wafer using contact
photolithography and RIE.
This will be used as an etch
mask.

7173

7187

7-h

Pattern the Si using
RIE. The buried oxide
layer functions as an
etch stop.

770



7-j

Remove oxide using a
wet etch in H₂
completing the structure

775

7-k 7707

Side view of completed
cantilever structure






Fig 10A




Fig 10B

Fig 11



Fig 12A




Fig 12B





Fig 12C




Fig 12D